We have irradiated radiation-hard 64K CMOS Static RAMs in a 60Co pool at dose rates of 3 and 70 Rads-(SiO2)/sec to simulate a space radiation environment.
The devices failed due to write-failure at a total gamma dose in some cases greater than 50 MRads(SiO2).
Test Transistors were also irradiated and measured. The devices used in this experiment were radiation hard bulk CMOS 64K SRAMs of 8K x 8 architecture. The devices have tristate outputs and a nominal pre-irradiation access time of 100 nsec. In order to provide diagnostics and a better understanding of the failure mechanisms in these RAMs, we also bonded out and irradiated p-and n-channel test transistors fabricated on the memory chip.
The devices were irradiated in the NRL 60Co pool with VDD = 5 V, with the outputs tristated, and a stored pattern of all 'O0s.
Supply current was monitored while the devices were in the 60Co pool. The devices were periodically removed from the 60Co pool to make electrical measurements.
Immediately after the devices were removed from the radiation environment, a write and read test was performed to verify functionality.
The devices were then moved, unbiased, to the measurement lab where the devices were rebiased and the measurements made. Standby current in the tristate mode was measured first with the random powerup pattern followed by a repetitive read test. Read access time measurements were then made.
Access time was defined as the time from the midpoint of chip select to the midpoint of data stable; the address lines were set up and stable before chip select was pulsed.
The Preirradiation read access times ranged from 85 to 92 nsec for VDD = 5V. The read access time decreased 12% to 19% from the pre-irradiation value at the minimum, and then increased until at failure it was 4% to 7% greater than the pre-irradiation value.
At failure it appears that the memories could be read, but the irradiation bit pattern was burned-in and the memories could not be written. The memories experienced write failure at 32, 36, and 55 MRads(SiO2).- 
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TOTAL DOSE (MRADS (Si02)) MRad(SiO2) and then levels off before rising sharply just before failure at 55 MRads(SiO2). The leakage current peak at 200 KRads(SiO2) correlates very well with, and may be the cause of, the peak shown in standby current in Figure 3 . Figure 6 shows the n-channel leakage current with the transistor biased off. The leakage current goes through a peak from 2 MRads(SiO2) to 10 MRads(SiO2). This peak also correlates very well with the second peak in standby current shown in Figure  3 . The peak in n-channel leakage also matches the minimum in n-channel threshold voltage shown in Figure 9 which is discussed more fully later. Thus, at low doses, leakage in the p-channel devices is a major component of standby current, and at high doses leakage in the n-channel devices is the major component of standby current. The memory chips previously reported had preirradiation standby currents of 1 uA or less, and the 100 FIGURE 2. Read Access Time vs Total Dose at a Dose Rate of 3 Rads(SiO2)/sec
Figures 3 and 4 are plots of standby current as a function of total dose for devices irradiated at 70 and 3 Rads(SiO2)/sec, respectively.
Standby current was measured with the RAM in the static deselected mode. Standby current was measured both while the memory was in the 60Co pool, and while out of the irradiation source. The out-of-irradiation-source measurements are represented by "X" in Figures 3 and 4 , and measurements were made when the sample was removed from the 60Co pool before performing the access time measurements and then again before the sample was reinserted into the 60Co pool to continue the irradiation. As shown in Figure 3 for the 70 Rads(SiO2)/sec dose rate, the standby current exhibits some annealing while the access times are being measured.
At the lower dose rate of 3 Rads(SiO2)/sec, Figure 4 shows that the that the effect of annealing while out of the irradiation source is much reduced. It may also be noted that the overall variation in standby current is much less with the low dose rate. We also bonded out and irradiated p-and n-channel test transistors fabricated on the memory chip. Figure 5 shows the p-channel leakage current with the transistor biased off.
The leakage current goes through a peak from 200 KRads(SiO2) to In an n-well CMOS technology the n-well is usually biased to VDD.
Thus the worst p-channel device bias used in the memory cell is: n-well, source, and gate at 5 volts; and drain at ground. Figure 10 is a schematic of a typical memory cell with a "0" stored in it.
Notice that the memory cell bias results in much less threshold voltage shift than the worst case bias condition. The n-channel devices start at a threshold voltage of about 1.64V and decrease to about 0.31V at 2 MRads(SiO2), and then gradually begin to increase until they reach 1.9V at 55 MRads(SiO2).
The The devices all exhibited the same failure mechanism.
The pattern stored during irradiation was burned-in and it was impossible to write the complement. Although these devices would have to be restricted in their application due to sensitivity to noise on the chip select and address lines, it is clear that the potential for higher level radiation hardness exists, and that the results of these tests should assist the chip designers and processors in achieving that perfor- 
